San Jose, United States
Principal Digital Design Engineer
Astera Labs · San Jose · United States
Posted: 10/14/2026 · Last checked: 10/15/2026
Job description
Quoted in full from Astera Labs's job posting. Gavroche does not edit it.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Description
We are looking for Principal Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate must have good knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ualink, Esun, Ethernet etc.
Basic Qualifications:
- Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred.
- +8 years’ experience supporting or developing complex SoC/silicon products for Switch ASIC, Networking applications and/or Server, Storage.
- Professional attitude with the ability to prioritize a dynamic list of multiple tasks, plan and prepare for customer meetings in advance, and work with minimal guidance and supervision.
- Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
- Authorized to work in the US and start immediately.
Required Experience:
- Hands-on, thorough knowledge of high-speed protocols like PCIe, Ualink, Esun, Ethernet, etc.
- Proven front end design expertise – architecture, RTL, simulations, synthesis, timing closure, GLS, DFT etc.
- Full chip or block level ownership from architecture to GDS, driving multiple complex designs to production
- Experience with Synopsys and/or Cadence digital design tools/flows
- Good knowledge of design for test (DFT), stuck-at and transition scan test insertion
- Familiarity with UVM based design verification
- Silicon bring-up and debug expertise
- Small-geometry CMOS (≤28nm) design
Preferred Experience:
- Firmware development with C-language, scripting with Python or other equivalent programming languages.
- Development/support for PCIe or Ethernet Switch products.
The base salary range is $185,000.00 USD – $240,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Similar roles in San Jose
- Mechanical Engineer - Plant Process Systems · Antora Energy, San Jose
- Mechanical Engineer Intern [Winter 2027] · Figure, San Jose
- Mechanical Engineer - Power Systems · Electric Hydrogen, San Jose
- Principal Physical Design Engineer -EMIR & Power Integrity · Astera Labs, San Jose
- Senior Principal Digital Design Engineer · Astera Labs, San Jose
- Senior Hardware Design Engineer · Fairchild Imaging, Inc., San Jose
200 open roles like this one; at most three per employer shown.
What mechanical engineer adverts in the United States state
Middle half: 125,000 – 180,000 USD a year; median 155,000 USD.
From 567 adverts by 124 employers that state a salary, annualised.
How mechanical engineer roles in the United States are worked
0% fully remote · 7% hybrid · 93% do not say
Of 212 adverts. An advert that does not state a work mode is counted as not saying, not as on-site.
New openings in San Jose, by week
- 7/20/2026 27
- 7/27/2026 47
- 8/3/2026 38
- 8/10/2026 29
- 8/17/2026 53
- 8/24/2026 44
- 8/31/2026 55
- 9/7/2026 49
- 9/14/2026 50
- 9/21/2026 49
- 9/28/2026 53
- 10/5/2026 80
- 10/12/2026 43
617 openings over 12 weeks, by the week they were published.
Other roles at Astera Labs
- Senior Manager - Global Safety & Security · San Jose
- Senior Manager - Global Environmental Health & Safety · San Jose
- Principal Mixed Analog Design Engineer · Irvine
- Senior ATE Test Engineer · San Jose
- Applications Engineering Manager - Ethernet · San Jose
- Tech Lead - Digital Design Engineer · San Jose
119 open, including roles outside the United States.