Posted by the employer · San Jose, United States
Principal Digital Design Engineer
Astera Labs · San Jose · United States
Posted: 10/5/2026 · On the employer's job feed since 10/11/2026
The advert
Quoted in full from Astera Labs's job posting. Gavroche does not edit it.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Description
We are looking for Principal Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate must have good knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ualink, Esun, Ethernet etc.
Basic Qualifications:
- Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred.
- +8 years’ experience supporting or developing complex SoC/silicon products for Switch ASIC, Networking applications and/or Server, Storage.
- Professional attitude with the ability to prioritize a dynamic list of multiple tasks, plan and prepare for customer meetings in advance, and work with minimal guidance and supervision.
- Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
- Authorized to work in the US and start immediately.
Required Experience:
- Hands-on, thorough knowledge of high-speed protocols like PCIe, Ualink, Esun, Ethernet, etc.
- Proven front end design expertise – architecture, RTL, simulations, synthesis, timing closure, GLS, DFT etc.
- Full chip or block level ownership from architecture to GDS, driving multiple complex designs to production
- Experience with Synopsys and/or Cadence digital design tools/flows
- Good knowledge of design for test (DFT), stuck-at and transition scan test insertion
- Familiarity with UVM based design verification
- Silicon bring-up and debug expertise
- Small-geometry CMOS (≤28nm) design
Preferred Experience:
- Firmware development with C-language, scripting with Python or other equivalent programming languages.
- Development/support for PCIe or Ethernet Switch products.
The base salary range is $185,000.00 USD – $240,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Similar roles in San Jose
- Principal Physical Design Engineer - STA · Astera Labs, San Jose
- Senior Mechanical Engineer - Thermophotovoltaic Hardware & Manufacturing · Antora Energy, San Jose
- Mechanical Engineer - Power Systems · Electric Hydrogen, San Jose
- Senior HSIO Digital Design Engineer · Samsung Semiconductor, San Jose
- Senior Physical Design Engineer · Samsung Semiconductor, San Jose
- Mechanical Engineer - Spacecraft Components and Systems · Muon Space, San Jose
200 open mechanical engineer roles found; at most three per employer shown. Source: Direct employer job feeds (ATS) and career sites crawled by gavroche-direct.
What mechanical engineer adverts in San Jose state
Middle half: 165,125 – 208,750 USD a year; median 185,000 USD.
From 46 adverts by 9 employers that state a salary (annualised). Source: Direct employer job feeds (ATS) and career sites crawled by gavroche-direct; salaries read from the adverts' own text.
How mechanical engineer roles in United States are worked
0% fully remote · 7% hybrid · 93% on-site
From 210 adverts whose ATS states a work mode. Source: Direct employer job feeds (ATS) and career sites crawled by gavroche-direct; the employers' own work-mode flags (adverts without one count as on-site).
New roles in San Jose, last 12 weeks
- 7/20/2026 28
- 7/27/2026 48
- 8/3/2026 39
- 8/10/2026 29
- 8/17/2026 54
- 8/24/2026 45
- 8/31/2026 59
- 9/7/2026 51
- 9/14/2026 54
- 9/21/2026 55
- 9/28/2026 59
- 10/5/2026 55
576 vacancies. Source: Direct employer job feeds (ATS) and career sites crawled by gavroche-direct; vacancies by their own publication week.
Other roles at Astera Labs
- Product Technical Chip Lead - Senior Director · San Jose
- Senior ATE Test Engineer · San Jose
- Senior Principal Test Engineer · San Jose
- Senior Principal Photonics Test Engineer · San Jose
- Principal ATE Test Engineer · San Jose
- Distinguished Formal Verification · San Jose
123 open. Source: Direct employer job feeds (ATS) and career sites crawled by gavroche-direct.