← Back to all roles in the United States

San Jose, United States

DFT Intern

Etched · San Jose · United States

InternshipInternship

Posted: 4/13/2026 · Last checked: 10/18/2026

Job description

Quoted in full from Etched's job posting. Gavroche does not edit it.

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a DFT Intern at Etched, you will help review and refine DFT flow automation to support chip-level regression on Caelius. You will work across frontend and backend design teams, contribute to DFT verification (including MBIST, Scan, BSCAN, and SSN simulations), and develop flows for various ATPG fault models. You do not necessarily need prior DFT experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Summer '26, Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor's, Master's, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with a hardware description language (Verilog or SystemVerilog)

  • Exposure to ASIC or SoC design concepts

  • Familiarity with digital logic design fundamentals

  • Familiarity with standard ASIC design flow steps (synthesis, STA, DFT)

  • Familiarity with scripting in Python, Tcl, or another language

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Knowledge of DFT concepts such as MBIST, scan insertion, and scan compression

  • Experience with Tessent or similar DFT tooling

  • Familiarity with ATPG fault models (SAF, TDF, BDF, IDDQ, PDF)

  • Exposure to DFT flow automation or regression infrastructure

  • Familiarity with clocking and reset schemes

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact internships@etched.com.

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

 

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Similar roles in San Jose

200 open roles like this one; at most three per employer shown.

What internship adverts in the United States state

Middle half: 48,750 – 78,000 USD a year; median 56,550 USD.

From 570 adverts by 138 employers that state a salary, annualised.

How internship roles in the United States are worked

1% fully remote · 2% hybrid · 97% do not say

Of 328 adverts. An advert that does not state a work mode is counted as not saying, not as on-site.

New openings in San Jose, by week

  1. 7/20/2026 37
  2. 7/27/2026 52
  3. 8/3/2026 43
  4. 8/10/2026 30
  5. 8/17/2026 55
  6. 8/24/2026 48
  7. 8/31/2026 64
  8. 9/7/2026 48
  9. 9/14/2026 52
  10. 9/21/2026 51
  11. 9/28/2026 55
  12. 10/5/2026 87
  13. 10/12/2026 106

728 openings over 12 weeks, by the week they were published.

Other roles at Etched

120 open.